

FIG. 1




FIG. 2

The diagram illustrates a multi-processor system architecture. At the top, a block labeled "ON-CHIP PERIPHERAL UNITS 310" is connected to a horizontal bus 300. Below this, a central "INTRASWITCH" block (shaded with diagonal lines) connects to a horizontal bus 306<sub>1</sub> and a vertical bus 306<sub>2</sub>. The system is divided into two main sections by the intraswitch. The left section contains four processing units, each consisting of a "PM" (Processor Module) block and a "DM" (Data Module) block. The "PM" blocks are connected to a horizontal bus 302<sub>1</sub>, and the "DM" blocks are connected to a vertical bus 302<sub>2</sub>. The right section contains four processing units, each consisting of a "DM" block and a "PM" block. The "DM" blocks are connected to a horizontal bus 302<sub>3</sub>, and the "PM" blocks are connected to a vertical bus 302<sub>1</sub>. A "HOST CONTROL INTERFACE 308" is connected to the right side of the system. At the bottom, a block labeled "ON-CHIP PERIPHERAL UNITS 312" is connected to a horizontal bus 304<sub>1</sub>-304<sub>N</sub>. The system is also connected to a vertical bus 302<sub>N-1</sub> and a horizontal bus 306<sub>N</sub>.

PM: PROGRAM MEMORY  
DM: DATA MEMORY  
PE: PROCESSING ELEMENT




FIG. 4A




FIG. 4B




FIG. 5

600




FIG. 6

700




FIG. 7




FIG. 8



900





FIG. 9

FIG. 10






FIG. 11

1200

1212	1202	1204	1206	1208	1210
	DATA	ADDRESS	REGISTER #	TTL	LAST UPDATE
	D1	A1	R1	3	F
	D2	A2	R2	2	F
	D3	A3	R3	4	F
	D4	A4	R4	1	T

FIG. 12

1300

1302	1304	1306	1308	1310	1312	1314	1316
opcode	source 0	source 1	destination	update	sync	endstores	beginloads

FIG. 13